



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/623,559	07/22/2003	Yoshihisa Iwata	240522US2S	6040
22850	7590	01/30/2006	EXAMINER	
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.			TAN, VIBOL	
1940 DUKE STREET			ART UNIT	
ALEXANDRIA, VA 22314			PAPER NUMBER	
			2819	

DATE MAILED: 01/30/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

H17

# Office Action Summary

Application No.

10/623,559

Applicant(s)

IWATA, YOSHIHISA

Examiner

Vibol Tan

Art Unit

2819

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 22 July 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,2,16-18 and 21 is/are rejected.
- 7) ☒ Claim(s) 4-15,19 and 20 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 10/15/03;8/10/05.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-2, 16 and 21 are rejected under 35 U.S.C. 102(e) as being anticipated by Marr (US 2004/0199841).

In claim 1, Marr teaches all claimed features in Fig. 2A and 3, a semiconductor apparatus having a logic level decision circuit, the logic level decision circuit comprising: a first comparison circuit (222) which compares an input signal (SIN) with a first reference signal (VREF1) corresponding to logic "1" level, and which outputs a first differential signal (210); a second comparison circuit (224) which compares the input signal (SIN) with a second reference signal (VREF2) corresponding to logic "0" level, and which outputs a second differential signal (212); and a third comparison circuit (202) which compares output of the first comparison circuit and output of the second comparison circuit, and which decides a logic level (SOUT) of the input signal.

In claim 2, Marr further teaches the semiconductor apparatus according to claim 1, wherein the logic level decision circuit is an input receiver (Fig. 2A), which decides a logic level of an input signal from an exterior (SIN is an external signal).

Claims 16 and 21 correspond to detailed circuitry already discussed similarly with regard to claims 1 and 2.

***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Marr in view of applicant's admitted prior art (AAPA) in Fig. 1.

In claim 17, Marr teaches all claimed features the signal transmission system of claim 16; with the exception of teaching wherein the plurality of semiconductor apparatuses are packaged on a same wiring board, and structure a semiconductor module. However, the AAPA in fig. 1 teaches the plurality of semiconductor apparatuses (100s) are packaged on a same wiring board (Fig. 1), and structure a semiconductor module (as seen in Fig. 1).

Therefore, it would have been obvious to one ordinary skill in the art at the time the invention was made to combine the teaching of Marr and the AAPA in Fig. 1 in order to provide a plurality of semiconductor apparatuses for the signal transmission system.

In claim 18, Marr further teaches the signal transmission system of claim 16, wherein each of the input receivers including: a first comparison circuit (222) which compares an input signal (SIN) with a first reference signal (VREF1) corresponding to logic "1" level, and which outputs a first differential signal (210); a second comparison circuit

Art Unit: 2819


(224) which compares the input signal (SIN) with a second reference signal (VREF2) corresponding to logic "0" level, and which outputs a second differential signal (212); and a third comparison circuit (202) which compares output of the first comparison circuit and output of the second comparison circuit, and which decides a logic level (SOUT) of the input signal.

5. Claims 3-15, 19 and 20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vibol Tan whose telephone number is (571) 272-1811. The examiner can normally be reached on Monday-Friday (7:00 AM-4:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rexford Barnie can be reached on (571) 272-7492. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
**VIBOL TAN**  
**PRIMARY EXAMINER**